shift_reg.c 3.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123
  1. #include "at32f403a_407.h"
  2. #include "shift_reg.h"
  3. #include "FreeRTOS.h"
  4. #include "task.h"
  5. #include <stdio.h>
  6. #include <stdbool.h>
  7. #define SH_SPI SPI3
  8. // PD1 - ART_nCS_LS_CH16/DAC2
  9. // PC10 - ART_CLK_LS (SPI3_CK remap)
  10. // PC11 - ART_MISO_CH16/CS_LS (SPI3_MISO remap)
  11. // PC12 - ART_MOSI_LS (SPI3_MOSI remap)
  12. // PD0 - ART_nCS_LS_CH712/DAC3
  13. // PD2 - ART_MISO_CH712
  14. void sh_init(void)
  15. {
  16. spi_init_type spi_init_struct;
  17. gpio_init_type gpio_initstructure;
  18. crm_periph_clock_enable(CRM_IOMUX_PERIPH_CLOCK, TRUE);
  19. crm_periph_clock_enable(CRM_GPIOC_PERIPH_CLOCK, TRUE);
  20. crm_periph_clock_enable(CRM_GPIOD_PERIPH_CLOCK, TRUE);
  21. gpio_pin_remap_config(SPI3_GMUX_0011, TRUE); // Переключить PC10, PC11, PC12
  22. // SCK
  23. gpio_initstructure.gpio_out_type = GPIO_OUTPUT_PUSH_PULL;
  24. gpio_initstructure.gpio_pull = GPIO_PULL_DOWN;
  25. gpio_initstructure.gpio_mode = GPIO_MODE_MUX;
  26. gpio_initstructure.gpio_drive_strength = GPIO_DRIVE_STRENGTH_STRONGER;
  27. gpio_initstructure.gpio_pins = GPIO_PINS_10;
  28. gpio_init(GPIOC, &gpio_initstructure);
  29. // MISO
  30. gpio_initstructure.gpio_pull = GPIO_PULL_UP;
  31. gpio_initstructure.gpio_mode = GPIO_MODE_INPUT;
  32. gpio_initstructure.gpio_pins = GPIO_PINS_11;
  33. gpio_init(GPIOC, &gpio_initstructure);
  34. // MOSI
  35. gpio_initstructure.gpio_pull = GPIO_PULL_UP;
  36. gpio_initstructure.gpio_mode = GPIO_MODE_MUX;
  37. gpio_initstructure.gpio_pins = GPIO_PINS_12;
  38. gpio_init(GPIOC, &gpio_initstructure);
  39. // CS
  40. gpio_initstructure.gpio_out_type = GPIO_OUTPUT_PUSH_PULL;
  41. gpio_initstructure.gpio_pull = GPIO_PULL_NONE;
  42. gpio_initstructure.gpio_mode = GPIO_MODE_OUTPUT;
  43. gpio_initstructure.gpio_drive_strength = GPIO_DRIVE_STRENGTH_STRONGER;
  44. gpio_initstructure.gpio_pins = GPIO_PINS_1;
  45. gpio_init(GPIOD, &gpio_initstructure);
  46. crm_periph_clock_enable(CRM_SPI3_PERIPH_CLOCK, TRUE);
  47. spi_default_para_init(&spi_init_struct);
  48. spi_init_struct.transmission_mode = SPI_TRANSMIT_FULL_DUPLEX;
  49. spi_init_struct.master_slave_mode = SPI_MODE_MASTER;
  50. spi_init_struct.mclk_freq_division = SPI_MCLK_DIV_32; //SPI_MCLK_DIV_2;
  51. spi_init_struct.first_bit_transmission = SPI_FIRST_BIT_MSB;
  52. spi_init_struct.frame_bit_num = SPI_FRAME_8BIT;
  53. spi_init_struct.clock_polarity = SPI_CLOCK_POLARITY_HIGH;//SPI_CLOCK_POLARITY_LOW;
  54. spi_init_struct.clock_phase = SPI_CLOCK_PHASE_2EDGE;
  55. spi_init_struct.cs_mode_selection = SPI_CS_SOFTWARE_MODE;
  56. spi_init(SPI3, &spi_init_struct);
  57. spi_hardware_cs_output_enable(SPI3, FALSE);
  58. spi_enable(SPI3, TRUE);
  59. }
  60. //
  61. void sh_test(uint8_t val)
  62. {
  63. uint8_t ret;
  64. #if 0
  65. gpio_bits_set(GPIOD, GPIO_PINS_1);
  66. gpio_bits_reset(GPIOD, GPIO_PINS_1);
  67. while (spi_i2s_flag_get(SH_SPI, SPI_I2S_TDBE_FLAG) == RESET);
  68. SH_SPI->dt = val;
  69. while (spi_i2s_flag_get(SH_SPI, SPI_I2S_RDBF_FLAG) == RESET);
  70. ret = SH_SPI->dt;
  71. /*
  72. gpio_bits_set(GPIOD, GPIO_PINS_1);
  73. vTaskDelay(1);
  74. gpio_bits_reset(GPIOD, GPIO_PINS_1);
  75. */
  76. printf("SH return: %X\r\n", ret);
  77. #endif
  78. while (spi_i2s_flag_get(SH_SPI, SPI_I2S_TDBE_FLAG) == RESET);
  79. SH_SPI->dt = val;
  80. while (spi_i2s_flag_get(SH_SPI, SPI_I2S_RDBF_FLAG) == RESET);
  81. ret = SH_SPI->dt;
  82. gpio_bits_set(GPIOD, GPIO_PINS_1);
  83. gpio_bits_reset(GPIOD, GPIO_PINS_1);
  84. printf("SH return: %X\r\n", ret & 0x3F);
  85. }
  86. //
  87. void sh_delay(void)
  88. {
  89. for (unsigned int i = 0; i < 1; i++) {}
  90. }