stm32f1xx_it.c 9.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376
  1. /* USER CODE BEGIN Header */
  2. /**
  3. ******************************************************************************
  4. * @file stm32f1xx_it.c
  5. * @brief Interrupt Service Routines.
  6. ******************************************************************************
  7. * @attention
  8. *
  9. * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10. * All rights reserved.</center></h2>
  11. *
  12. * This software component is licensed by ST under Ultimate Liberty license
  13. * SLA0044, the "License"; You may not use this file except in compliance with
  14. * the License. You may obtain a copy of the License at:
  15. * www.st.com/SLA0044
  16. *
  17. ******************************************************************************
  18. */
  19. /* USER CODE END Header */
  20. /* Includes ------------------------------------------------------------------*/
  21. #include "main.h"
  22. #include "stm32f1xx_it.h"
  23. /* Private includes ----------------------------------------------------------*/
  24. /* USER CODE BEGIN Includes */
  25. #include "spi/ad0x0_spi1.h"
  26. #include "spi/ad0x0_spi2.h"
  27. #include "i2c/ad0x0_i2c1.h"
  28. #include "i2c/ad0x0_i2c2.h"
  29. #include "nrf24/RF24.h"
  30. #include "usart/ad0x0_usart.h"
  31. #include "admisc/ad0x0_timman.h"
  32. /* USER CODE END Includes */
  33. /* Private typedef -----------------------------------------------------------*/
  34. /* USER CODE BEGIN TD */
  35. /* USER CODE END TD */
  36. /* Private define ------------------------------------------------------------*/
  37. /* USER CODE BEGIN PD */
  38. /* USER CODE END PD */
  39. /* Private macro -------------------------------------------------------------*/
  40. /* USER CODE BEGIN PM */
  41. /* USER CODE END PM */
  42. /* Private variables ---------------------------------------------------------*/
  43. /* USER CODE BEGIN PV */
  44. /* USER CODE END PV */
  45. /* Private function prototypes -----------------------------------------------*/
  46. /* USER CODE BEGIN PFP */
  47. /* USER CODE END PFP */
  48. /* Private user code ---------------------------------------------------------*/
  49. /* USER CODE BEGIN 0 */
  50. /* USER CODE END 0 */
  51. /* External variables --------------------------------------------------------*/
  52. extern I2C_HandleTypeDef hi2c1;
  53. extern I2C_HandleTypeDef hi2c2;
  54. extern DMA_HandleTypeDef hdma_spi1_tx;
  55. extern DMA_HandleTypeDef hdma_spi2_rx;
  56. extern DMA_HandleTypeDef hdma_spi2_tx;
  57. extern SPI_HandleTypeDef hspi1;
  58. extern SPI_HandleTypeDef hspi2;
  59. extern TIM_HandleTypeDef htim4;
  60. extern UART_HandleTypeDef huart1;
  61. extern TIM_HandleTypeDef htim3;
  62. /* USER CODE BEGIN EV */
  63. /* USER CODE END EV */
  64. /******************************************************************************/
  65. /* Cortex-M3 Processor Interruption and Exception Handlers */
  66. /******************************************************************************/
  67. /**
  68. * @brief This function handles Non maskable interrupt.
  69. */
  70. void NMI_Handler(void)
  71. {
  72. /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  73. /* USER CODE END NonMaskableInt_IRQn 0 */
  74. /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  75. while (1)
  76. {
  77. }
  78. /* USER CODE END NonMaskableInt_IRQn 1 */
  79. }
  80. /**
  81. * @brief This function handles Hard fault interrupt.
  82. */
  83. void HardFault_Handler(void)
  84. {
  85. /* USER CODE BEGIN HardFault_IRQn 0 */
  86. ad0x0_err();
  87. /* USER CODE END HardFault_IRQn 0 */
  88. while (1)
  89. {
  90. /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  91. /* USER CODE END W1_HardFault_IRQn 0 */
  92. }
  93. }
  94. /**
  95. * @brief This function handles Memory management fault.
  96. */
  97. void MemManage_Handler(void)
  98. {
  99. /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  100. /* USER CODE END MemoryManagement_IRQn 0 */
  101. while (1)
  102. {
  103. /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
  104. /* USER CODE END W1_MemoryManagement_IRQn 0 */
  105. }
  106. }
  107. /**
  108. * @brief This function handles Prefetch fault, memory access fault.
  109. */
  110. void BusFault_Handler(void)
  111. {
  112. /* USER CODE BEGIN BusFault_IRQn 0 */
  113. /* USER CODE END BusFault_IRQn 0 */
  114. while (1)
  115. {
  116. /* USER CODE BEGIN W1_BusFault_IRQn 0 */
  117. /* USER CODE END W1_BusFault_IRQn 0 */
  118. }
  119. }
  120. /**
  121. * @brief This function handles Undefined instruction or illegal state.
  122. */
  123. void UsageFault_Handler(void)
  124. {
  125. /* USER CODE BEGIN UsageFault_IRQn 0 */
  126. /* USER CODE END UsageFault_IRQn 0 */
  127. while (1)
  128. {
  129. /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
  130. /* USER CODE END W1_UsageFault_IRQn 0 */
  131. }
  132. }
  133. /**
  134. * @brief This function handles Debug monitor.
  135. */
  136. void DebugMon_Handler(void)
  137. {
  138. /* USER CODE BEGIN DebugMonitor_IRQn 0 */
  139. /* USER CODE END DebugMonitor_IRQn 0 */
  140. /* USER CODE BEGIN DebugMonitor_IRQn 1 */
  141. /* USER CODE END DebugMonitor_IRQn 1 */
  142. }
  143. /******************************************************************************/
  144. /* STM32F1xx Peripheral Interrupt Handlers */
  145. /* Add here the Interrupt Handlers for the used peripherals. */
  146. /* For the available peripheral interrupt handler names, */
  147. /* please refer to the startup file (startup_stm32f1xx.s). */
  148. /******************************************************************************/
  149. /**
  150. * @brief This function handles DMA1 channel3 global interrupt.
  151. */
  152. void DMA1_Channel3_IRQHandler(void)
  153. {
  154. /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */
  155. /* USER CODE END DMA1_Channel3_IRQn 0 */
  156. HAL_DMA_IRQHandler(&hdma_spi1_tx);
  157. /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */
  158. /* USER CODE END DMA1_Channel3_IRQn 1 */
  159. }
  160. /**
  161. * @brief This function handles DMA1 channel4 global interrupt.
  162. */
  163. void DMA1_Channel4_IRQHandler(void)
  164. {
  165. /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */
  166. /* USER CODE END DMA1_Channel4_IRQn 0 */
  167. HAL_DMA_IRQHandler(&hdma_spi2_rx);
  168. /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */
  169. /* USER CODE END DMA1_Channel4_IRQn 1 */
  170. }
  171. /**
  172. * @brief This function handles DMA1 channel5 global interrupt.
  173. */
  174. void DMA1_Channel5_IRQHandler(void)
  175. {
  176. /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */
  177. /* USER CODE END DMA1_Channel5_IRQn 0 */
  178. HAL_DMA_IRQHandler(&hdma_spi2_tx);
  179. /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */
  180. /* USER CODE END DMA1_Channel5_IRQn 1 */
  181. }
  182. /**
  183. * @brief This function handles EXTI line[9:5] interrupts.
  184. */
  185. void EXTI9_5_IRQHandler(void)
  186. {
  187. /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  188. /* USER CODE END EXTI9_5_IRQn 0 */
  189. HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
  190. /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  191. /* USER CODE END EXTI9_5_IRQn 1 */
  192. }
  193. /**
  194. * @brief This function handles TIM3 global interrupt.
  195. */
  196. void TIM3_IRQHandler(void)
  197. {
  198. /* USER CODE BEGIN TIM3_IRQn 0 */
  199. /* USER CODE END TIM3_IRQn 0 */
  200. HAL_TIM_IRQHandler(&htim3);
  201. /* USER CODE BEGIN TIM3_IRQn 1 */
  202. /* USER CODE END TIM3_IRQn 1 */
  203. }
  204. /**
  205. * @brief This function handles TIM4 global interrupt.
  206. */
  207. void TIM4_IRQHandler(void)
  208. {
  209. /* USER CODE BEGIN TIM4_IRQn 0 */
  210. ad0x0_timman_tickms();
  211. /* USER CODE END TIM4_IRQn 0 */
  212. HAL_TIM_IRQHandler(&htim4);
  213. /* USER CODE BEGIN TIM4_IRQn 1 */
  214. /* USER CODE END TIM4_IRQn 1 */
  215. }
  216. /**
  217. * @brief This function handles I2C1 event interrupt.
  218. */
  219. void I2C1_EV_IRQHandler(void)
  220. {
  221. /* USER CODE BEGIN I2C1_EV_IRQn 0 */
  222. /* USER CODE END I2C1_EV_IRQn 0 */
  223. HAL_I2C_EV_IRQHandler(&hi2c1);
  224. /* USER CODE BEGIN I2C1_EV_IRQn 1 */
  225. /* USER CODE END I2C1_EV_IRQn 1 */
  226. }
  227. /**
  228. * @brief This function handles I2C1 error interrupt.
  229. */
  230. void I2C1_ER_IRQHandler(void)
  231. {
  232. /* USER CODE BEGIN I2C1_ER_IRQn 0 */
  233. /* USER CODE END I2C1_ER_IRQn 0 */
  234. HAL_I2C_ER_IRQHandler(&hi2c1);
  235. /* USER CODE BEGIN I2C1_ER_IRQn 1 */
  236. /* USER CODE END I2C1_ER_IRQn 1 */
  237. }
  238. /**
  239. * @brief This function handles I2C2 event interrupt.
  240. */
  241. void I2C2_EV_IRQHandler(void)
  242. {
  243. /* USER CODE BEGIN I2C2_EV_IRQn 0 */
  244. /* USER CODE END I2C2_EV_IRQn 0 */
  245. HAL_I2C_EV_IRQHandler(&hi2c2);
  246. /* USER CODE BEGIN I2C2_EV_IRQn 1 */
  247. /* USER CODE END I2C2_EV_IRQn 1 */
  248. }
  249. /**
  250. * @brief This function handles I2C2 error interrupt.
  251. */
  252. void I2C2_ER_IRQHandler(void)
  253. {
  254. /* USER CODE BEGIN I2C2_ER_IRQn 0 */
  255. /* USER CODE END I2C2_ER_IRQn 0 */
  256. HAL_I2C_ER_IRQHandler(&hi2c2);
  257. /* USER CODE BEGIN I2C2_ER_IRQn 1 */
  258. /* USER CODE END I2C2_ER_IRQn 1 */
  259. }
  260. /**
  261. * @brief This function handles SPI1 global interrupt.
  262. */
  263. void SPI1_IRQHandler(void)
  264. {
  265. /* USER CODE BEGIN SPI1_IRQn 0 */
  266. //ad0x0_spi1_irq();
  267. /* USER CODE END SPI1_IRQn 0 */
  268. /* USER CODE BEGIN SPI1_IRQn 1 */
  269. /* USER CODE END SPI1_IRQn 1 */
  270. }
  271. /**
  272. * @brief This function handles SPI2 global interrupt.
  273. */
  274. void SPI2_IRQHandler(void)
  275. {
  276. /* USER CODE BEGIN SPI2_IRQn 0 */
  277. //ad0x0_spi2_irq();
  278. /* USER CODE END SPI2_IRQn 0 */
  279. /* USER CODE BEGIN SPI2_IRQn 1 */
  280. /* USER CODE END SPI2_IRQn 1 */
  281. }
  282. /**
  283. * @brief This function handles USART1 global interrupt.
  284. */
  285. void USART1_IRQHandler(void)
  286. {
  287. /* USER CODE BEGIN USART1_IRQn 0 */
  288. /* USER CODE END USART1_IRQn 0 */
  289. HAL_UART_IRQHandler(&huart1);
  290. /* USER CODE BEGIN USART1_IRQn 1 */
  291. /* USER CODE END USART1_IRQn 1 */
  292. }
  293. /**
  294. * @brief This function handles EXTI line[15:10] interrupts.
  295. */
  296. void EXTI15_10_IRQHandler(void)
  297. {
  298. /* USER CODE BEGIN EXTI15_10_IRQn 0 */
  299. /* USER CODE END EXTI15_10_IRQn 0 */
  300. HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
  301. /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  302. /* USER CODE END EXTI15_10_IRQn 1 */
  303. }
  304. /* USER CODE BEGIN 1 */
  305. /* USER CODE END 1 */
  306. /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/